


Lab 2.1: Universal shifter

Architecture:

Figure 6.3

Function Table for the Register of Fig. 6.7

Mode Control		Register Operation
s_1	s_0	
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load



Waveform:

